

# Clocks and Triggers

Saulius Gražulis

Vilnius, 2020

Vilnius University, Faculty of Mathematics and Informatics  
Institute of Informatics



This set of slides may be copied and used as specified in the  
[Attribution-ShareAlike 4.0 International](https://creativecommons.org/licenses/by-sa/4.0/) license



# Obtaining 2's complement

2's complement:  $2^N - b$

# Obtaining 2's complement

2's complement:  $2^N - b$

$$\begin{array}{r} \text{---} \\ 1 \quad 0 \quad 0 \quad 0 \quad 0 \\ \quad b_3 \quad b_2 \quad b_1 \quad b_0 \\ \hline \quad c_3 \quad c_2 \quad c_1 \quad c_0 \end{array} \leftarrow \text{2's complement (complementary code)}$$

# Obtaining 2's complement

2's complement:  $2^N - b$

$$\begin{array}{rcccccc} & 1 & 0 & 0 & 0 & 0 & \\ - & & b_3 & b_2 & b_1 & b_0 & \\ \hline & & c_3 & c_2 & c_1 & c_0 & \leftarrow \text{2's complement (complementary code)} \end{array}$$

$$2^N - b = (2^N - 1) - b + 1$$

# Obtaining 2's complement

2's complement:  $2^N - b$

$$\begin{array}{rcccccc} & 1 & 0 & 0 & 0 & 0 & \\ - & & b_3 & b_2 & b_1 & b_0 & \\ \hline & & c_3 & c_2 & c_1 & c_0 & \leftarrow \text{2's complement (complementary code)} \end{array}$$

$$2^N - b = (2^N - 1) - b + 1$$

$$10000_2 = 1111_2 + 1$$

# Obtaining 2's complement

2's complement:  $2^N - b$

$$\begin{array}{r} \text{---} \\ \phantom{+} 1 \quad 0 \quad 0 \quad 0 \quad 0 \\ \phantom{+} \quad b_3 \quad b_2 \quad b_1 \quad b_0 \\ \hline \phantom{+} \quad c_3 \quad c_2 \quad c_1 \quad c_0 \quad \leftarrow \text{2's complement (complementary code)} \end{array}$$

$$2^N - b = (2^N - 1) - b + 1$$

$$10000_2 = 1111_2 + 1$$

$$\begin{array}{r} \text{---} \\ \phantom{+} 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad \leftarrow (2^N - 1) \\ \phantom{+} \quad b_3 \quad b_2 \quad b_1 \quad b_0 \\ \hline \phantom{+} \quad \overline{b_3} \quad \overline{b_2} \quad \overline{b_1} \quad \overline{b_0} \quad \leftarrow \text{1's complement (inverse code)} \\ \phantom{+} \phantom{\quad \overline{b_3}} \phantom{\quad \overline{b_2}} \phantom{\quad \overline{b_1}} \quad 1 \\ \hline \phantom{+} \quad c_3 \quad c_2 \quad c_1 \quad c_0 \quad \leftarrow \text{2's complement} \end{array}$$

# 2's complement example

$$10_2 - 11_2 = ???$$

Find 2's complement of  $11_2$ :

$$\begin{array}{r} \text{—} \\ 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad \leftarrow (2^N - 1) \\ \quad 0 \quad 0 \quad 1 \quad 1 \\ \hline \\ \quad \bar{0} \quad \bar{0} \quad \bar{1} \quad \bar{1} \\ \quad 1 \quad 1 \quad 0 \quad 0 \quad \leftarrow \text{1's complement} \\ + \\ \quad \quad \quad \quad 1 \\ \hline 1 \quad 1 \quad 0 \quad 1 \quad \leftarrow \text{2's complement} \end{array}$$

$$10_2 - 11_2 = 0010_2 + 1101_2 = 1111_2 = -1_2$$

# Converting 2's complement to decimal

Dec.	2's Compl.	Dec.	2's Compl.
7	0111	-1	1111
6	0110	-2	1110
5	0101	-3	1101
4	0100	-4	1100
3	0011	-5	1011
2	0010	-6	1010
1	0001	-7	1001
0	0000	-8	1000



# Converting 2's complement to decimal

Dec.	2's Compl.	Dec.	2's Compl.
7	0111	-1	<b>1111</b>
6	0110	-2	<b>1110</b>
5	0101	-3	<b>1101</b>
4	0100	-4	<b>1100</b>
3	0011	-5	<b>1011</b>
2	0010	-6	<b>1010</b>
1	0001	-7	<b>1001</b>
0	0000	-8	<b>1000</b>

The most significant bit (MSB) of a negative number is **1**

# Converting 2's complement to decimal

Dec.	2's Compl.	Dec.	2's Compl.
7	0111	-1	1111
6	0110	-2	1110
5	0101	-3	1101
4	0100	-4	1100
3	0011	-5	1011
2	0010	-6	1010
1	0001	-7	1001
0	0000	-8	1000

The most significant bit (MSB) of a negative number is **1**

The smallest representable negative number has absolute value *larger* than the larger representable positive.


# Converting 2's complement to decimal

Dec.	2's Compl.	Dec.	2's Compl.
7	0111	-1	1111
6	0110	-2	1110
5	0101	-3	1101
4	0100	-4	1100
3	0011	-5	1011
2	0010	-6	1010
1	0001	-7	1001
0	0000	<b>-8</b>	<b>1000</b>

$$\begin{aligned}1011_2 &= 1000_2 + 0011_2 = -2^3 + 11_2 \\ &= \overset{-2^3}{1} \overset{2^2}{0} \overset{2^1}{1} \overset{2^0}{1} \\ &= -2^3 + 2^1 + 2^0 = -8_{10} + 2_{10} + 1_{10} \\ &= -5_{10}\end{aligned}$$


# Adder/Subtractor ALU

$$7_{10} + 3_{10} = 0111_2 + 0011_2 = 1010_2 = 10_{10}$$



# Adder/Subtractor ALU

$$7_{10} - 3_{10} = 0111_2 - 0011_2 = 0111_2 + 1101_2 = 1\ 0100_2 = 4_{10}$$



# Other representations of negative numbers

Signed magnitude:

$$6_{10} = 0110_2; \quad -6_{10} = 1110_2$$

Complement arithmetic:

$$a + (-b) = a + \underbrace{((2^N - 1) - b)}_{\text{one's complement}} + 1 - 2^N$$

$\underbrace{\hspace{10em}}_{\text{2's complement}}$

Excess  $K$  (biased) representation:

$$K = 2^{N-1} \quad (\text{as a rule, but other values are possible})$$
$$b \leftrightarrow K + b = 2^{N-1} + b$$
$$-b \leftrightarrow K + (-b) = 2^{N-1} + (-b)$$

# Other representations of negative numbers

Number	Unsigned	2's Compl.	1's Compl.	Sign-Magn.	Excess <sup>1</sup> K
7	111	-	-	-	-
6	110	-	-	-	-
5	101	-	-	-	-
4	100	-	-	-	-
3	011	011	011	011	111
2	010	010	010	010	110
1	001	001	001	001	101
0	000	000	000	000	100
-0	-	-	111	100	-
-1	-	111	110	101	011
-2	-	110	101	110	010
-3	-	101	100	111	001
-4	-	100	-	-	000


See also:  
Murdocca et al. 1999, chapt. 2;  
Walker 1996, "Minus Zero"

---

$${}^1K = 4 = 2^{N-1}, N = 3$$

## CMOS Oscillators

Fairchild Semiconductor  
Application Note 118  
October 1974



**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**

(Fairchild Semiconductor 1974)




## CMOS Oscillators

Fairchild Semiconductor  
Application Note 118  
October 1974




“It then becomes obvious that a “1” chases itself around the ring and the network oscillates.” :)




**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**

(Fairchild Semiconductor 1974)


# Ring oscillator




**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**




# Ring oscillator




**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**




# Ring oscillator



**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**




# Clock oscillator




**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**





# Clock oscillator



# Clock oscillator





# Clock oscillator









# Clock oscillator




# Clock oscillator




# Clock oscillator




# Clock oscillator




**FIGURE 1. Odd Number of Inverters  
Will Always Oscillate**




# Even number of inverters




# Even number of inverters



# Even number of inverters




# Even number of inverters






# Even number of inverters

Setting state




# Even number of inverters

Setting state




# Even number of inverters

Setting state




# Even number of inverters

Setting state




# Even number of inverters


Setting state





# RS trigger from NOR gates



# RS trigger from NOR gates




# RS trigger from NOR and NAND gates






# RS Trigger

<b>S</b>	<b>R</b>	$\bar{\mathbf{S}}$	$\bar{\mathbf{R}}$	<b>Q</b>	
0	0	1	1	Q	←
0	1	1	0	0	
1	0	0	1	1	
1	1	0	0	X	




# RS Trigger

<b>S</b>	<b>R</b>	$\bar{\mathbf{S}}$	$\bar{\mathbf{R}}$	<b>Q</b>	
0	0	1	1	Q	
0	1	1	0	0	←
1	0	0	1	1	
1	1	0	0	X	




# RS Trigger

<b>S</b>	<b>R</b>	$\bar{\mathbf{S}}$	$\bar{\mathbf{R}}$	<b>Q</b>	
0	0	1	1	Q	←
0	1	1	0	0	
1	0	0	1	1	
1	1	0	0	X	




# RS Trigger

<b>S</b>	<b>R</b>	$\bar{\mathbf{S}}$	$\bar{\mathbf{R}}$	<b>Q</b>	
0	0	1	1	Q	
0	1	1	0	0	
1	0	0	1	1	←
1	1	0	0	X	




# RS Trigger


<b>S</b>	<b>R</b>	$\bar{\mathbf{S}}$	$\bar{\mathbf{R}}$	<b>Q</b>	
0	0	1	1	Q	←
0	1	1	0	0	
1	0	0	1	1	
1	1	0	0	X	




# RS Trigger time traces



# RS Trigger time traces




# Gated RS Trigger









# D Latch






# D Latch




# Edge-triggered D-flip-flop






# Edge-triggered D-flip-flop




# Operation of a D-flip-flop




# T flip-flop



# Operation of a T-flip-flop




# Registers







# Counters



# Shift registers



# Circular shift registers



# Take home messages

- Negative integers are represented in 2's complement in modern computers, but other methods exist and are also used.
- Modern computers are synchronous – they use clock generators to drive their computations
- Feedback is essential to build clocks and memory cells
- From the fundamental RS trigger, gated latches and edge triggered flip-flops (D-, T-flip-flops) are built.
- From D- and T-flip-flops we can further build essential computer components: registers and counters.

# References

- Fairchild Semiconductor (1974). *CMOS oscillators*. Tech. rep. ON Semiconductor. URL: <https://www.onsemi.com/pub/Collateral/AN-118.pdf>.
- Murdocca, Miles J. et al. (1999). *Principles of Computer Architecture*. Prentice Hall.
- Walker, John (Aug. 19, 1996). *Minus zero*. eng. URL: <http://www.fourmilab.ch/documents/univac/minuszero.html>.