

CPU implementation

Saulius Gražulis

Vilnius, 2020


Vilnius University, Faculty of Mathematics and Informatics
Institute of Informatics




This set of slides may be copied and used as specified in the
[Attribution-ShareAlike 4.0 International](#) license




Simple Harvard architecture processor




Data tract




ALU and Accumulator




Program counter



Conditional jump logic




Opcode decoder




Data source decoder


Decode data source




Implementation of the HALT instruction



Unimplemented/bad instruction



I/O ports



Clock oscillator

