Pipelines

Saulius Gražulis

Vilnius, 2023

Vilnius University, Faculty of Mathematics and Informatics
Institute of Informatics



Single cycle CPU



Single cycle CPU



Propagation delay:

$$t_{\text{total}} = t_{\text{PC}} + t_{\text{ROM}} + t_{\text{decoder}} + t_{\text{RAM}} + t_{\text{ALU}} + t_{\text{Acc}}$$

Single cycle CPU



Propagation delay:

$$t_{\text{total}} = t_{\text{PC}} + t_{\text{ROM}} + t_{\text{decoder}} + t_{\text{RAM}} + t_{\text{ALU}} + t_{\text{Acc}}$$

Single cycle CPU



Propagation delay:

$$t_{\text{total}} = \max(t_{\text{PC}} + t_{\text{ROM}}, t_{\text{decoder}}, t_{\text{RAM}}, t_{\text{ALU}}, t_{\text{Acc}}) + t_{register}$$

Ripes RISC-V single cycle



M. B. Petersen, The Ripes simulator

Ripes RISC-V 5 stage

w/o forwarding or hazard detection



M. B. Petersen, The Ripes simulator

Classic 5-stage pipeline



Sandstorm de, CC BY-SA 4.0 via Wikimedia Commons

- RISC-V: example cores with 5 stages;
- ARM: ARM11 (Raspberry Pi) – 8-stage instruction pipeline (Upton 2016);
- Intel: many current CPUs have 20 stages or more (Upton 2016);

Architecture of a really existing CPU

Command `lstopo`



Hazards

- Control hazards: Caused by conditional branch instruction
- Data hazards: Caused by data dependency between instructions
- Structural hazards: Caused by resource conflicts

Data hazards

```
add x5,x1,x2
add x7,x5,x1
```

- Stages:

  `add x5,x1,x2` Memory (MEM)

  `add x7,x5,x1` Execute (EX)

- `x5` is not yet ready for the second instruction
- Solutions:
  - Stall the pipeline/insert “bubbles”
  - Reorder instructions (in software)

```
add x5,x1,x2
lw  x20,(x11)
add x7,x5,x1
```

  - Reorder instructions (in hardware)
  - Fast-forward the data

Control hazards

```
add x5,x1,x2
bgt x1,x2,label
add x7,x5,x1
```

- Stages:

`add x5,x1,x2`	Memory (WB)
`bgt x1,x2,label`	Execute (MEM)
`add x7,x5,x1`	Decode (EX)

- `x5` The next `add` must not be executed!
- Solutions:
  - Reset the pipeline/insert “bubbles”;
  - Execute `add` anyway (delay slot);
  - Speculative execution;

Convergence of CISC and RISC

- Large number of registers (≥ 16);
- Orthogonal instruction sets;
- Load/Store operation
- Pipelines
- Instruction and data caches
- Modified Harvard architecture

References I

Upton, Eben (Jan. 2016). *Learning Computer Architecture with Raspberry Pi*. Wiley. ISBN: 978-11-1918-393-8.