![]() | Name | Last modified | Size | Description |
---|---|---|---|---|
![]() | Parent Directory | - | ||
![]() | 3-state-bus/ | 2020-10-11 15:59 | - | |
![]() | CPU/ | 2022-09-12 17:36 | - | |
![]() | FPGA/ | 2021-01-03 12:29 | - | |
![]() | Harvard-CPU-Logisim/ | 2020-12-21 05:49 | - | |
![]() | Harvard-architecture/ | 2022-09-12 17:33 | - | |
![]() | Intel/ | 2023-12-03 09:27 | - | |
![]() | NORMA/ | 2021-01-03 15:34 | - | |
![]() | NUMA/ | 2021-01-03 15:34 | - | |
![]() | RAM/ | 2020-10-04 09:39 | - | |
![]() | ROM/ | 2020-10-04 09:39 | - | |
![]() | UMA/ | 2021-01-03 15:34 | - | |
![]() | adders/ | 2020-10-15 17:54 | - | |
![]() | automata/ | 2020-09-13 16:36 | - | |
![]() | caches/ | 2020-11-29 18:50 | - | |
![]() | calling-conventions/ | 2022-11-21 06:15 | - | |
![]() | circuits/ | 2021-09-13 14:50 | - | |
![]() | counters/ | 2020-10-15 17:54 | - | |
![]() | decoders/ | 2020-10-15 17:54 | - | |
![]() | encoders/ | 2020-10-11 15:46 | - | |
![]() | integrator/ | 2020-10-11 17:24 | - | |
![]() | logic-gates/ | 2021-09-12 21:26 | - | |
![]() | machines/ | 2022-02-25 13:40 | - | |
![]() | mechanical-switches/ | 2022-09-12 17:36 | - | |
![]() | memory-alignment/ | 2020-11-16 08:00 | - | |
![]() | multiplexers/ | 2020-10-11 15:25 | - | |
![]() | multipliers/ | 2020-10-15 17:54 | - | |
![]() | neural-network/ | 2021-01-03 19:19 | - | |
![]() | neurons/ | 2021-01-03 18:42 | - | |
![]() | oscillators/ | 2020-10-15 17:54 | - | |
![]() | pages/ | 2020-11-29 18:09 | - | |
![]() | registers/ | 2020-10-15 17:54 | - | |
![]() | segments/ | 2020-11-29 18:09 | - | |
![]() | sequential/ | 2020-09-13 16:36 | - | |
![]() | transistors/ | 2022-09-12 17:36 | - | |
![]() | triggers/ | 2023-10-09 07:53 | - | |
![]() | von-Neumann-architecture-bottleneck/ | 2021-01-03 10:13 | - | |